We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
hello I am currently working on a project which has 20 Mhz osc. I am using LPC2368 I want CCLK should me 48Mhz Can anybody please explain me configuration required for pll registers. I have gone through NXP exel sheet according to that for my application M value is 12 N value is 1 Fcco value is 480
but when I make this changes I was not getting CCLK as 48MHz
Please Help!
No - 20MHz crystal should give perfect generation of 48MHz using a large number of PLL combinations.
What processor stepping do you have?
The original '-' stepping can't support an intermediate frequency as high as 480MHz. The errata gives a limit of max 290MHz for Fcco. But that is ancient silicon.