• State Not Answered
  • Locked Locked
  • Replies 12 replies
  • Subscribers 21 subscribers
  • Views 2120 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CPU subSystem

dan b

Hi All,

I need to bring up a Keil PK51 subsystem platform that contains the following needs:

Two IP core DP8051 CPU’s share same 64k RAM code and 16M data.
CPU A run a boot loader and application A
CPU B run application B.

Sequence of operation:
CPU B is halted
CPU A boot loader loads code from E2prom to 64k ram (0-32K for cpu A, 32-64K for cpu B ).
CPU A application A starts its operation from 0-32K.
CPU A application releases CPU B from reset.
CPU B address 0 is HW trapped to jump to address 32K were application B was loaded.
CPU B application B starts its operation from 32K-64K.
Both cpu running.

Data segment:
Both CPU A and CPU B are operating on data segment of 16M, each one writes/reads different register in the same data space.

How do you think I should build it in the Keil environment?

Thanks,