This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

help regarding initialization of pll of lpc2129

i want to know how to use logic analyser to check the pllclock also i want to initialize the non-blocking pll i.e. it should not wait for the lock state please help me through this i m new to the arm 7 family

Parents
  • sir actually I know the traditional way of initialising the pll but the main proleminthe code is i m waitng for the pll to be locked whereas i don't want to this, what i exactly want to do is i want to carry on my work on the external clock and when pll is locked i want to replace it with the external clock

    this is the initializing code that i have

    
    void init(void)
    {
        PLLCFG=0x24;                //set multiplier/divider values
        PLLFEED=0xaa;
        PLLFEED=0x55;
        PLLCON=0x01;                //enable PLL
        PLLFEED=0xaa;
        PLLFEED=0x55;
        while(!(PLLSTAT & PLOCK));  //wait for the PLL to lock to set frequency
        PLLCON=0x3;                 //connect the PLL as the clock source
        PLLFEED=0xaa;
        PLLFEED=0x55;
        MAMCR=0x02;                 //enable MAM
        MAMTIM=0x04;                //set number of clocks for flash memory fetch
        VPBDIV=0x01;           //set peripheral clock(pclk) to system clock(cclk)
    }
    

Reply
  • sir actually I know the traditional way of initialising the pll but the main proleminthe code is i m waitng for the pll to be locked whereas i don't want to this, what i exactly want to do is i want to carry on my work on the external clock and when pll is locked i want to replace it with the external clock

    this is the initializing code that i have

    
    void init(void)
    {
        PLLCFG=0x24;                //set multiplier/divider values
        PLLFEED=0xaa;
        PLLFEED=0x55;
        PLLCON=0x01;                //enable PLL
        PLLFEED=0xaa;
        PLLFEED=0x55;
        while(!(PLLSTAT & PLOCK));  //wait for the PLL to lock to set frequency
        PLLCON=0x3;                 //connect the PLL as the clock source
        PLLFEED=0xaa;
        PLLFEED=0x55;
        MAMCR=0x02;                 //enable MAM
        MAMTIM=0x04;                //set number of clocks for flash memory fetch
        VPBDIV=0x01;           //set peripheral clock(pclk) to system clock(cclk)
    }
    

Children