This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SSP0 Clock setting

we set CCLOCK to 60MHz,
SSP0 divider is 2, so in lpc2300.s
PCLKSEL1_Val should be 0x800.

// SSPCPSR clock prescale register, master mode,
// minimum divisor is 0x02
SSP0CPSR = 0x06;

the clock freq. should be 60/2/6=5Mhz,
but the measurement is 2.5MHz.

i checked SPI, calculation matches the measurement.

Do you have the experiences?

Thanks in advance

0