Has anybody used Master/slave bus arbitration for XC16x-devices via HOLD, HLDA and BREQ? What problems can arise for this schematic? We have working project with two XC167, connected via SPI. It works well. But i think that common RAM may give us more performance. But what happens for example if two XC167 begin to write float number (two16-bit words) to common RAM simultaneously?