I have a board where a 512KB battery backed RAM and 2 UARTs (16C550) are interfaced with the P89C51RD2.
The higher address bits, the RAM chip select and the UART chip selects are connected to P0 through an LS573 latch. The latch enable signal is from a port pin on Port1.
From the C51 documentation, I found two files: xbanking.a51 and L51_BANK.A51. The xbanking.a51 is for extended architecture device. The L51_BANK.A51 needs at least two code banks.
Is there any possible solution so that I can use far memory? Thanks and Regards Unmesh Oke