Question regards SCL timing I've got a slave application running on a 87LPC762 clocked at 9.8 Mhz (external clock). I'm siumulating a transmission of one byte of data from slave to master. what happens is as soon as the slave receives the address from master ans go into a routine to check up the address (the micro should look up into a table and see if any of adresses he has to respond to is there) the master receves a Negative acknowldgement insted of waiting for the slave till it finishes its job. This will cause a problem. I guess the problem here is that my routine is taking more time than the SCL LOW/High time (12us for the routine while the SCL is ~5 us I guess for 100Khz I2C bus).....Is there any clue how to overcome this issue ?!!! Thanks