This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Dual DPTR push in ISR - why?

I'm looking to optimize an ISR written in C and wondered why version 6.21 pushes both DPTR when it doesn't use them both?

Parents
  • I have a good contact at Cypress and he was one of the people that developed the EZUSB 8051 based devices. He told me (for the record):

    "I believe it's safe, since the "INC DPS" technique is recommended in the Dallas literature (Dallas invented the 4-clock cycle 8051 and added the second data pointer). The Synopsys 8051 core we used in EZ-USB is based on the Dallas architecture."

    So I guess my fears are put to rest!

Reply
  • I have a good contact at Cypress and he was one of the people that developed the EZUSB 8051 based devices. He told me (for the record):

    "I believe it's safe, since the "INC DPS" technique is recommended in the Dallas literature (Dallas invented the 4-clock cycle 8051 and added the second data pointer). The Synopsys 8051 core we used in EZ-USB is based on the Dallas architecture."

    So I guess my fears are put to rest!

Children
No data