What will happen if one core sends SGI interrupt to another core quickly and continuously？

I am doing this on GICv2 controller: send SGI interrupt from core0 to core1 quickly and continuously. It looks that some interrupts are missing in core1

It seems that ARM does not provide guidance in processor or GIC's TRM to describe what will happen under such circumstances, could anyone help to confirm?

Thanks!