We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
I am doing this on GICv2 controller: send SGI interrupt from core0 to core1 quickly and continuously. It looks that some interrupts are missing in core1
It seems that ARM does not provide guidance in processor or GIC's TRM to describe what will happen under such circumstances, could anyone help to confirm?
Thanks!