• State Suggested Answer
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 1206 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

understanding the memory model for an arm v8 64 bit

xoubie

Hi all,

I am working on something on a raspberry pi 4 and I am using some 64 bit assembly language.

In some parts of the code I have to use instructions such as isb and dmb but I am using them blindly. It works but I am missing out on exactly how it works.

What I need is pretty much to be able to guarantee that when I read data from a memory location the cpu core reads the same data that is there, i.e. I need to ensure that the cache levels are in sync with the last write.

Also, when I write to a memory location https://routerlogin.uno/, I need to be able to make sure that the data is written to the actual ram as soon as possible, not only to the cache.

Are there any beginner friendly tutorials about how memory and especially cache memory works on aarch64?

I had a look at the official arm documentation but it looks like it's for people who already know quite a bit about that.

Thanks :-)