• Locked Locked
  • Replies 6 replies
  • Subscribers 119 subscribers
  • Views 11952 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Q: Why ARM generates undefined instruction exception but PC and instruction are both OK

yuan shao
Dear All,

I have met some problem which holds me for almost 2 weeks. I worked on some ARM926EJ-S based chip. The code sometime can run up to 2-3 days with no problem, but sometime after few hours running, ARM generated "undefined instruction" exception. I use the ICE debugger to trace the problem, the value in "lr" is good, in terms of it is within well defined code area. So I did one experiment, in the "undefined exception handler", I just simply set the PC back to the "lr", and the code can resume without any problem. In my case, I turn on the Icache and Dcache.
Does anyone have the similar experience before? or Any idea? Thanks a lot!

Ys1234
Parents
  • Note: This was originally posted on 20th March 2012 at http://forums.arm.com

    Thanks, Charlie. I will test more as you suggested.

    ys1234

    Hi YS1234,

    For checking external memory, I'd like to suggest relocation of your code to different address of external memory.
    One more thing for checking internal path or cache line fill, you could add one or two 'NOP' prior to the problematic instruction and see what's different.

    Thanks,
    Charlie
Reply
  • Note: This was originally posted on 20th March 2012 at http://forums.arm.com

    Thanks, Charlie. I will test more as you suggested.

    ys1234

    Hi YS1234,

    For checking external memory, I'd like to suggest relocation of your code to different address of external memory.
    One more thing for checking internal path or cache line fill, you could add one or two 'NOP' prior to the problematic instruction and see what's different.

    Thanks,
    Charlie
Children
No data