• Locked Locked
  • Replies 7 replies
  • Subscribers 119 subscribers
  • Views 4400 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

cache maintenance on cortex-a8

Jerry Fan
Note: This was originally posted on 17th November 2011 at http://forums.arm.com

[size=2]Hi ARM experts,
I am a little confused about the cache maintenance on cortex-a8. Some understanding were listed as follow, if there is any error, please correct me.

1. If a word (0x55aa for example)is written to a memory space(address A) which is write-back and write-allocate and a cache miss occurred, then [/size]
   1) if there is no clean cache line, a certain cache line will be flush to main memory and then marked as clean, then a cache line will be allocated, and we name this cache line "cache line A" and assume the          cache line size is 32bytes.
   2) 32 bytes data in the destination memory  will be filled to the cache line A .
   3) 0x55aa will be written to cache line A and the cache line A will marked as "dirty"
2. If a word (0x55aa for example)is written to a memory space (address A) which is write-though and no-write-allocate and a cache miss occurred, then
   1)0x55aa is write to the main memory directly.
   2)There is no "copy" of  (address A) in the cache.
   3) If the address A was read, 32 bytes data will filled into the cache. If there is not clean cache, a certain cache line will be flush to main memory and then marked as clean.
Parents
  • Note: This was originally posted on 22nd November 2011 at http://forums.arm.com

    Hi ttfn,
    Thanks for your reply.
    AFIK, the ARM processors do no favour clean cache lines over dirty lines. The processor selects which line to replace first, and then checks to see whether it is dirty or not.
    [Jerry]So, if there 's no clean line in the cache, how ARM processors decide which line should be cleaned?
       if clean lines and dirty lines both exist  in the cache, how ARM processors decide which line should be cleaned?
    Where I can get the doc about this?

    Some processors will favour invalid lines over valid.

    B.R
    Jerry
Reply
  • Note: This was originally posted on 22nd November 2011 at http://forums.arm.com

    Hi ttfn,
    Thanks for your reply.
    AFIK, the ARM processors do no favour clean cache lines over dirty lines. The processor selects which line to replace first, and then checks to see whether it is dirty or not.
    [Jerry]So, if there 's no clean line in the cache, how ARM processors decide which line should be cleaned?
       if clean lines and dirty lines both exist  in the cache, how ARM processors decide which line should be cleaned?
    Where I can get the doc about this?

    Some processors will favour invalid lines over valid.

    B.R
    Jerry
Children
No data