• Locked Locked
  • Replies 3 replies
  • Subscribers 119 subscribers
  • Views 2811 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Interrupt not seen by M0 core

John Mount
Note: This was originally posted on 13th October 2011 at http://forums.arm.com

I am sending an interrupt to the M0 from another processor.   In the NVIC registers I can see the interrupt pending, and I also can see that the interrupt in question is enabled. The firmware never see's the interrupt.   There must be another level of interrupt enable that I have missed.    Any suggestions?    I attached my vector table.   I am asserting general interrupt 0.   
Parents
  • Note: This was originally posted on 17th October 2011 at http://forums.arm.com

    Hi Joseph,

    I am using a Cadence Palladium hardware emulator. I verified that the PRIMASK register bit was not set. The firmware is sitting in a loop waiting for something to do.   I have breakpoints in the interrupt code.   Like I said I can see the interrupt pending in the NVIC, but the code never sees the interrupt so it is never serviced?   I have attached in the original post the vector table, "m0_exceptions.c".  I am setting the M0_GeneralInterrupt_0. I am completely baffled at this point!@#$%^

    Thanks,

    John


    Hi John,

    What type of test environment you are using?
    - microcontroller / silicon?
    - FPGA?
    - Verilog simulation?

    A few things to check:
    - value of PRIMASK (if set, it disable all interrupts)
    - value of IPSR (if it is already running another interrupt, then the current priority level might be higher or same as the interrupt).
    - what happen with the program? Does it still running, or does it hangs/crashed when the interrupt take place? Could you check if the vector table is set correctly in the compiled program image?

    regards,
    Joseph
Reply
  • Note: This was originally posted on 17th October 2011 at http://forums.arm.com

    Hi Joseph,

    I am using a Cadence Palladium hardware emulator. I verified that the PRIMASK register bit was not set. The firmware is sitting in a loop waiting for something to do.   I have breakpoints in the interrupt code.   Like I said I can see the interrupt pending in the NVIC, but the code never sees the interrupt so it is never serviced?   I have attached in the original post the vector table, "m0_exceptions.c".  I am setting the M0_GeneralInterrupt_0. I am completely baffled at this point!@#$%^

    Thanks,

    John


    Hi John,

    What type of test environment you are using?
    - microcontroller / silicon?
    - FPGA?
    - Verilog simulation?

    A few things to check:
    - value of PRIMASK (if set, it disable all interrupts)
    - value of IPSR (if it is already running another interrupt, then the current priority level might be higher or same as the interrupt).
    - what happen with the program? Does it still running, or does it hangs/crashed when the interrupt take place? Could you check if the vector table is set correctly in the compiled program image?

    regards,
    Joseph
Children
No data