We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
[font="Arial"]The code was run in a simulation enviroment and the operation of arm core can be observed.The arm core issued a axi transaction with 16(bits) * 4(length) for write access, while a 32(bits) * 8(length) transaction for read access. It is kind of werid. Why not a 32(bits) * 8(length) transaction can be issued to get a maximum throughput? The limitation is because of the cortex-a9 arch?[/font]
The destination and source address are both 32 byte aligend. Actully, for read access, the arm core issue a 32*8 axi trancation
, while for write, a 32*2 trancation.
The MMU and caches are both disabled.