Arm Community
Site
Search
User
Site
Search
User
Support forums
Arm Development Studio forum
Cortex M3 Cache disable
Jump...
Cancel
Locked
Locked
Replies
5 replies
Subscribers
118 subscribers
Views
8845 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Cortex M3 Cache disable
Mathias Dubdidu
over 12 years ago
Note: This was originally posted on 23rd August 2010 at
http://forums.arm.com
Hi everybody,
I have here an STM32F103ZE with an Cortex M3 core and I need to disable the cache. But unfortunatly I dont find any information about it. If I understood it right, I have to use the MPU - registers to disable the cache but i dont know which.
Hope you can help me!
Kind regards
Mathias
Parents
Peter Harris
over 12 years ago
Note: This was originally posted on 23rd August 2010 at
http://forums.arm.com
There is no cache in the Cortex-M3 core itself, although a particular ASIC may include one outside of the device through a memory-mapped interface. It is typical for the core to be directly connected to an on-device SRAM.
What are you actually trying to achieve?
Cancel
Vote up
0
Vote down
Cancel
Reply
Peter Harris
over 12 years ago
Note: This was originally posted on 23rd August 2010 at
http://forums.arm.com
There is no cache in the Cortex-M3 core itself, although a particular ASIC may include one outside of the device through a memory-mapped interface. It is typical for the core to be directly connected to an on-device SRAM.
What are you actually trying to achieve?
Cancel
Vote up
0
Vote down
Cancel
Children
No data