Arm Community
Site
Search
User
Site
Search
User
Support forums
Arm Development Studio forum
Load/Store instruction cycle calculation
Jump...
Cancel
Locked
Locked
Replies
8 replies
Subscribers
119 subscribers
Views
10838 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Load/Store instruction cycle calculation
Chintan Dave
over 12 years ago
Note: This was originally posted on 23rd February 2010 at
http://forums.arm.com
Hi,
LDR instruction in cortex-m3 require 2 pipeline cycle means 6 clock cycle. 2-cycle is require for fetch and decode. In 3rd cycle address calculated and send to memory. Memory will sample the address in 4th clock cycle and put data on bus.In 5th clock cycle master will sample the input data and load register on negative edge of clock .Where the 6th clock cycle is utilise? (Here i am loading my register on negative edge of clock)
Parents
Chintan Dave
over 12 years ago
Note: This was originally posted on 19th March 2010 at
http://forums.arm.com
AHB requires one cycle for address and another cycle for data.
hth
s.
Thats right but when load/store unit puts address on to bus, slave will not have address on the same clock edge because of some delay on bus. It sample the address in 2nd clock cycle and put apporopriate data on the same cycle and master will sample the data in 3rd clock cycle. If you see the waveform with respect to clock in AHB AMBA specification same case is there. Here you have not cosider the delay of bus. Why is it so? (Consider this is first instruction in load/store execution unit or no previous load/store instruction is executing before it)
Cancel
Vote up
0
Vote down
Cancel
Reply
Chintan Dave
over 12 years ago
Note: This was originally posted on 19th March 2010 at
http://forums.arm.com
AHB requires one cycle for address and another cycle for data.
hth
s.
Thats right but when load/store unit puts address on to bus, slave will not have address on the same clock edge because of some delay on bus. It sample the address in 2nd clock cycle and put apporopriate data on the same cycle and master will sample the data in 3rd clock cycle. If you see the waveform with respect to clock in AHB AMBA specification same case is there. Here you have not cosider the delay of bus. Why is it so? (Consider this is first instruction in load/store execution unit or no previous load/store instruction is executing before it)
Cancel
Vote up
0
Vote down
Cancel
Children
No data