We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Cortex-M3 is an AHB-Lite master; AHB operates on the positive edge of the clock only, so the master will not sample data on the negative clock edge.I'm not really sure what your question is; the Cortex-M3 TRM indicates that single load/stores consume either one or two execute/issue cycles depending on what other instructions they are paired with. Additional cycles will be required to fetch and decode these instructions, but these will be hidden by the execution of other instructions.Cortex-M3's memory interface is AHB-Lite; this means the address must be sampled on a rising edge of HCLK when HREADY is high, and the read data must be provided for the following rising edge of HCLK on which HREADY is high (delays/waitstates may be inserted by driving HREADY low for any number of HCLK cycles).I'm not sure where your use of negative-clock-edges or six clock cycles come from.hths.
You appear to be confusing "pipeline stages" and "cycles", and appear to be making assumptions about the number of clock-cycles per machine-cycle Cortex-M3 implements; dare I ask what you are trying to do?s.
A single pipeline cycle is the same as a single clock cycle;thus a two cycle load appears to consume two clock cycles.It might be worth looking at [url="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0337g/BABCJEHC.html"]infocenter.arm.com/.../url]hths.
AHB requires one cycle for address and another cycle for data.hths.
Can u explain me what is happening in two cycle when LDR instruction is executing