The 926 pipeline is serial - so a following instruction can not progress until the current instruction does. [...]If the LDR misses, the ADD will be stalled while the load completes. That said, the core will fetch the requested word first. So you only wait for the required data, not the complete cache line.