Arm Development Studio forum apb design issue

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

apb design issue

Note: This was originally posted on 13th June 2009 at http://forums.arm.com

Hi,
I have an APB master interface to the configuration registers. The register module is a APB slave which has a differnet clock.

The problem I am facing is, if the APB clock is faster than the register module clock, then how to achieve synchronization between the two clock doamins.

If I use synchronization on the slave clock side, there will be too many signals to be synchronzied. Hence I want to use synchronization on APB side, which will have fewer signals. But, APB has no signal to hold the bus in the case where the data from a write cycle to the slow clock domain has not yet been registered by the slow clock.

Please let me know any suggestions how to achieve the synchronization.