• Locked Locked
  • Replies 2 replies
  • Subscribers 119 subscribers
  • Views 14615 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Why Hard Fault for STM32?

Colite Colite
Note: This was originally posted on 4th January 2010 at http://forums.arm.com

Hey, guys

    When I debuggig my RVMDK(ver 3.80) application of STM32 MCU with [url="http://www.coocox.org/Colink.htm"][color="#0000FF"]CooCox Colink [/color][/url],
A Hard-Fault exception was occured when runing the following code:
   
[color="#FF0000"]C code:[/color]
     unsigned long long *index;
     index  = (unsigned long long *)0x20000102; // non-aligned(64-bits )
     *index = 0x100;


[color="#FF0000"]the Disassembly Code:[/color]  
     LDR.W  r8,[pc,#148]
     ADR    r1,{pc}+2
     LDM    r1,{r0-r1}
     STRD   r0,r1,[r8,#0] // hard-fault occur

operate a 64-bit pointer above will occur a hard-fault exception,
but operate a 32-bit pointer like following code is OK:
[color="#FF0000"]C code:[/color]   
      unsigned int *index;
      index  = (unsigned int *)0x20000102;  // non-aligned(32-bits )
      *index = 0x100;

[color="#FF0000"]the Disassembly Code:[/color]
      LDR.W  r8,[pc,#148]
      MOVS   r0,#0x100
      STR    r0,[r8,#0x00]



I know the Cortex-M3(ARM-V7) support non-align access,
the align access of 32-bits and 64-bits is OK.
but why 32-bits non-align can pass,and 64-bits non-Align can't?
where is the difference of word and double-words access ?

Any help here is deeply appreciated!
Parents
  • Note: This was originally posted on 4th January 2010 at http://forums.arm.com

    I know the Cortex-M3(ARM-V7) support non-align access,
    the align access of 32-bits and 64-bits is OK.
    but why 32-bits non-align can pass,and 64-bits non-Align can't?
    where is the difference of word and double-words access ?


    Look at section A3.2.1 of the Architecture Reference Manual (V7M). There are still some alignment limitations.

    The following data accesses always generate an alignment fault:
    "¢ Non halfword-aligned LDREXH and STREXH
    "¢ Non word-aligned LDREX and STREX
    "¢ Non word-aligned LDRD, LDMIA, LDMDB, POP, and LDC
    "¢ Non word-aligned STRD, STMIA, STMDB, PUSH, and STC

    So your 32-bit code is OK with non-aligned pointer, but the 64-bit code is not.
Reply
  • Note: This was originally posted on 4th January 2010 at http://forums.arm.com

    I know the Cortex-M3(ARM-V7) support non-align access,
    the align access of 32-bits and 64-bits is OK.
    but why 32-bits non-align can pass,and 64-bits non-Align can't?
    where is the difference of word and double-words access ?


    Look at section A3.2.1 of the Architecture Reference Manual (V7M). There are still some alignment limitations.

    The following data accesses always generate an alignment fault:
    "¢ Non halfword-aligned LDREXH and STREXH
    "¢ Non word-aligned LDREX and STREX
    "¢ Non word-aligned LDRD, LDMIA, LDMDB, POP, and LDC
    "¢ Non word-aligned STRD, STMIA, STMDB, PUSH, and STC

    So your 32-bit code is OK with non-aligned pointer, but the 64-bit code is not.
Children
No data