DS5 streamline DDR DMA Access

Hi

I am using DS5 streamline to analyse DDR access in a Cortex-A7 based SOC(Telechips).

I assume streamline is showing the memory access by CPU.

Is there any way to analyze DDR access by DMA in the SOC using streamline?

Regards