This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CA9MP - Join and Leave coherency

Shlomi(OBSOLETE) Shamam over 12 years ago

Note: This was originally posted on 23rd July 2012 at http://forums.arm.com

Hi,

I have some thoughts regarding joining and disengaging cores to the coherency:
In the bootstrap, the case is very easy, the primary core enables the SCU and the secondary cores join to coherency by setting ACTLR.SMP after the L1 caches have been invalidated.
But, assume that one of the CA9 cores wish to leave the coherency.
What actions should be taken for doing it propely?
What happens to the data that was stored in that cache?

Thanks,
Shlomi

Parents

Martin Weidmann over 12 years ago

Note: This was originally posted on 24th July 2012 at http://forums.arm.com

* Disable the L1 D cache (by clearing SCTLR.C bit)
* Clean and invalidate L1 D cache
* Leave coherency management (clear ACTLR.SMP)
Cancel
Vote up 0 Vote down

Cancel

Reply

Martin Weidmann over 12 years ago

Note: This was originally posted on 24th July 2012 at http://forums.arm.com

* Disable the L1 D cache (by clearing SCTLR.C bit)
* Clean and invalidate L1 D cache
* Leave coherency management (clear ACTLR.SMP)
Cancel
Vote up 0 Vote down

Cancel

Children

No data