Arm Community
Site
Search
User
Site
Search
User
Support forums
Arm Development Studio forum
Nested Interrupt CM3
Jump...
Cancel
Locked
Locked
Replies
9 replies
Subscribers
119 subscribers
Views
6970 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Nested Interrupt CM3
Nino Caruso
over 12 years ago
Note: This was originally posted on 29th May 2012 at
http://forums.arm.com
Hello everyone,
i just want to know how does nesting interrupt work on Cortex M3.
Register PRIMASK, BASEPRI and FAULTMASK are usefull if i want to ignore ,when occurs, certain interrupt (by setting a priority level threshold) ignore= interrup not accepted, interrupt not nested
Register like SETENA enable or disable specific interrupt ( by # )
When the processor is handling an exception and comes an interrupt that has upper priority level, the current exception is nested (save register etc etc ) and the new exception is executed. If the priority of the new interrupt is lower , the NVIC will not nest the interrupt, it will be ignored.
is correct what i've understood? is there something that i miss?
thank you in advance
Nino
ps i'm sorry for my bad english
Parents
prasant behera
over 12 years ago
Note: This was originally posted on 5th June 2012 at
http://forums.arm.com
The pending status for internal exceptions are set in System Handler Control and State Register.
The priority of internal exceptions can be configured in System Handler Priority Register1, 2,3
Please go through the CM3 System Handler Priority Register1, 2, 3 and System Handler Priority Regsiter descriptions for the usage
Thanks and Regards,
Prasant
Cancel
Vote up
0
Vote down
Cancel
Reply
prasant behera
over 12 years ago
Note: This was originally posted on 5th June 2012 at
http://forums.arm.com
The pending status for internal exceptions are set in System Handler Control and State Register.
The priority of internal exceptions can be configured in System Handler Priority Register1, 2,3
Please go through the CM3 System Handler Priority Register1, 2, 3 and System Handler Priority Regsiter descriptions for the usage
Thanks and Regards,
Prasant
Cancel
Vote up
0
Vote down
Cancel
Children
No data