We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Dear All,
Now I'm trying to digging the M3 operation in especially reset sequence with hello example of cortex design kit.
Current situation is that reg14[31:0] is fixed in 0xFFFFFFFF and reg15[31:2] is 0xXXXXXXXX unkown value. the other regs are working as well.
Actually I hope that values will work as the image.hex but that reg14 and reg15 don't update.
But ironically the "test passed" printed.
Not sure but does anyone know what am I supposed to do to to see the normal operation ? how to resolve this problem?
Thanks,
As your recommended, I could see that pc and lr values updating to r0, r1.
it means that pc and lr show as being work. but I don't get it why doesn't pc value update to reg15?
tb_cmsdk_mcu.u_cmsdk_mcu.u_cmsdk_mcu_system.uCore.uCORTEXM3.u_cm3_dpu.u_cm3_dpu_regbank.u_cm3_dpu_regfile.reg15[31:0]