This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex-M0+ JTAG state doesn't reset in simulation when tying nTRST high and trying synchronously reset through TMS

Hi,

According to the Cortex M0+ integration guide: "nTRST can be tied HIGH when a synchronous JTAG reset is
provided through the TMS pin."

However in simulation the JTAG state is constant 'X' and can't be reset through TMS.

Can you please suggest?

Thanks,

Eli

0