Hi all,
According to TRM of Cortex M7, there is no restriction for Cortex M7 to generate interleaved writes from its AXI master interface to the same slave. But is it possible to do this? If yes, how?
Thank you.
Best regards
Diandian