Support forums

Architectures and Processors forum Exceptions levels in the ARMv8 architecture

State Accepted Answer
+1 person also asked this people also asked this
Locked Locked
Replies 1 reply
Subscribers 345 subscribers
Views 8378 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Exceptions levels in the ARMv8 architecture

Eivind over 8 years ago

Hello

There are four exceptions levels in the ARMv8 architecture.

EL0
EL1
EL2

EL3

Can anyone explain more of the EL3 execption level? What does it mean by 'allows swtiching between secure and nonsecure processor states? Secure monitor?

Thanks