This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

voltage levels for dvfs

Hello,

i was wondering if the voltage levels for dvfs states are fixed at the design time. For example for Cortex A7 or A15. Is this information available?

Thank you.