In ACE Specifications - ARM IHI 0022E, in ReadNoSnoop transactions how is the following other state of cacheline
given on page number C4-197 transaction permitted :
Start State - ShareClean
RRESP[3] - 0, RRESP[2] - 0
End State - Invalid or UniqueClean
Could anyone please explain with an example?