We need to have some sensible timeout defined in system developing work, as a result we want to know what is the maximum latency for a valid writing to GIC distributor registers(guaranteed to be visible to all logical components of the GIC architecture, including the CPU interace)? May I know if there are any reference data or document? Thanks