Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Not Answered
  • Locked Locked
  • Replies 0 replies
  • Subscribers 347 subscribers
  • Views 1043 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

fpga synthesis guide

rtung

Hi,

  I have to implement M23 + SSE123 by xilinx vcu118 board and taget the cpu core spped for 48Mhz, is there any guide for vivado to pass the timing constraints ? Now the system could meet the timing constraint for 32 Mhz after I remove the clock gates.

Rex