We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi,
I have to implement M23 + SSE123 by xilinx vcu118 board and taget the cpu core spped for 48Mhz, is there any guide for vivado to pass the timing constraints ? Now the system could meet the timing constraint for 32 Mhz after I remove the clock gates.
Rex