• State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 351 subscribers
  • Views 1905 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

question about arbitration scheme of AHB bus matrix

JJ HUA

generate an AHB bus matrix ,using the perl script of CMSDK.

Below are the properties of the bus matrix:

  • protocol:AHB2;
  • arbitration scheme:fixed
  • 2 masters:CPU,DMA(CPU is prior to DMA)
  • 3 slaves:ROM(for instruction),SRAM(for data),sdram(other usage)
  • conectivity:full

When using Modelsim to verify,I found that if i let DMA access ROM while CPU accessing ROM to fetch instruction,there will appear a phenomenon that  CPU work normmally,but the timing of DMA AHB interface make mistakes.

I suppose that because of higher priority ,CPU works without disturbing.In contrast,DMA AHB interface goes wrong.

What above is just my thought.I want to know why.

Parents
  • 0 in reply to Colin Campbell

    Thank you for your detailed and enlightening comments.I have tried to read the source code of Bus Matrix ,and found what i misunderstand is exactly what you point as"you have not correctly connected the HREADY signals in the system so that somewhere a transfer has been missed".

Reply
  • 0 in reply to Colin Campbell

    Thank you for your detailed and enlightening comments.I have tried to read the source code of Bus Matrix ,and found what i misunderstand is exactly what you point as"you have not correctly connected the HREADY signals in the system so that somewhere a transfer has been missed".

Children
No data