• State Accepted Answer
  • Locked Locked
  • Replies 9 replies
  • Subscribers 349 subscribers
  • Views 17388 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Memory barrier (DSB, DMB). Does they guarantee writing data on cache to memory?

Yeo Reum Yun

Hi Experts,

I'm reading white paper for ARMv7 and ARMv8.

but when i reading cache part and memory re-ordering, i have silly questions.....

Suppose there are below instructions..

 

Core A:

     STR R0, [Msg]

     STR R1, [Something]

Core B:

     DSB

     LDR R1 [Something] 

     ......

my questions are :

  • if Core A stores R1's data in its cache memory.. then does DSB guarantees R1's data also to be written on memory?
  • if first question's answer is not, Should i flush the cache for writing data on memory? like DCCSW

Cuz i really really beginner, maybe that situation is wrong itself....

But, i hope your merciful answer..

Thx.

Parents
  • 0
    • if Core A stores R1's data in its cache memory.. then does DSB guarantees R1's data also to be written on memory?
      • Yes, no guarantees another core cache flush or invalidate.
    • if first question's answer is not, Should i flush the cache for writing data on memory? like DCCSW
      • DCCSW, Data Cache line Clean by Set/Way, clean to related operating core. so didn't clean to another core.

    If you want to know more information for cache coherance, read CCI specification

Reply
  • 0
    • if Core A stores R1's data in its cache memory.. then does DSB guarantees R1's data also to be written on memory?
      • Yes, no guarantees another core cache flush or invalidate.
    • if first question's answer is not, Should i flush the cache for writing data on memory? like DCCSW
      • DCCSW, Data Cache line Clean by Set/Way, clean to related operating core. so didn't clean to another core.

    If you want to know more information for cache coherance, read CCI specification

Children
  • 0 Arm Employee Badge in reply to 박주병

    If Core A stores R1's data in its cache memory.. then does DSB guarantees R1's data also to be written on memory?

    • Yes, no guarantees another core cache flush or invalidate.

    Just to clear up any possible confusion here. A DMB does not guarantee that data is written back to main memory - it merely enforces a valid order of execution. Barrier have nothing to do with cache maintenance.