Could not find the answer to How many times same interrupt can be in pending state at a time? (In ARM CM-3) e.g. :
We are processing one interrupt INT_RX, at the same time 3 more packets received. so I expect 3 times more this interrupt to appear sequentially. Will it be notified 3 times or once or none?