• State Accepted Answer
  • Locked Locked
  • Replies 3 replies
  • Subscribers 351 subscribers
  • Views 2598 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Pin Assignments for STM32F427IGH6 on MPS3

StrongArm

Hey all,

I'm on a team of engineers working with the MPS3 Board. We're investigating using the CPU to manually control some of the I/O. The transistor properties are being taken into consideration in this endeavor. In short, we were hoping to procure the mappings between the ARM Cortex-M and the board's interface. Alternatively, we could get the register definitions for the .c code examples. We're looking for something of the nature PF0 maps to UARTRX0_IRQn.

Any insights as to where to look would be appreciated. We've already gone through the example code's header and source files, but couldn't find anything pin specific.

Best,

Joseph

Parents
  • 0 in reply to Andy Neil

    Thanks Andy!

    Continuation of the question:
    We're trying to map the peripherals from .c to the actual peripherals coming out of the CPU. In short, we're trying to figure out what each pin does so we can begin demonstrating control over the I/O.

    In pursuit of such a document / mapping. I found a header that lists out all of the interrupt numbers, CMSDK_IOT.h from: AN545_Example_CM33_Subsystem_with_CDE_for_MPS3_1_0/Software/demo/cmsis/Device/Include/CMSDK_IoT.
    Issue is, I can not map UARTRX0_IRQn to a pin on the STM32F427IGH6 because the ST datasheet does not have a UARTRX0... It's 4-7. Is there a way to convert the values provided in the CMSDK_IOT header for the M3 processor? I was reading up on CMSIS, and their might be such a register mapping in there, but I wanted to ask before trying to learn Keil.

    If not, is there any chance we can get a table that maps the CPU pins to their function specifically for the MPS3 dev board?

    Best,

    Joseph

Reply
  • 0 in reply to Andy Neil

    Thanks Andy!

    Continuation of the question:
    We're trying to map the peripherals from .c to the actual peripherals coming out of the CPU. In short, we're trying to figure out what each pin does so we can begin demonstrating control over the I/O.

    In pursuit of such a document / mapping. I found a header that lists out all of the interrupt numbers, CMSDK_IOT.h from: AN545_Example_CM33_Subsystem_with_CDE_for_MPS3_1_0/Software/demo/cmsis/Device/Include/CMSDK_IoT.
    Issue is, I can not map UARTRX0_IRQn to a pin on the STM32F427IGH6 because the ST datasheet does not have a UARTRX0... It's 4-7. Is there a way to convert the values provided in the CMSDK_IOT header for the M3 processor? I was reading up on CMSIS, and their might be such a register mapping in there, but I wanted to ask before trying to learn Keil.

    If not, is there any chance we can get a table that maps the CPU pins to their function specifically for the MPS3 dev board?

    Best,

    Joseph

Children