We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
I found the following code sequence in our code. Can I know if the following DSB(SY) guarantees that register access (#3) will be executed after contents of #1 flushed to DDR memory?
1: write value to DDR through write-combined memory mapping
2: DSB(SY)
3: direct register access
Thanks,Owen
AFAIK, (2) does not guarantee the data is written to DDR, it might still be in the cache. If (3) is for example a DMA setup, you need to flush the cache before.