Architectures and Processors forum Cortex-M0 Thumb-2 instruction: Is this instruction valid?

State Accepted Answer
+1 person also asked this people also asked this
Locked Locked
Replies 3 replies
Subscribers 350 subscribers
Views 4933 views
Users 0 members are here

Options

Related

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex-M0 Thumb-2 instruction: Is this instruction valid?

Héctor over 10 years ago

STM r0!, {}

I have looked at Thumb2 instruction set web but I can't find the behaviour of STM command if the reglist is empty.

Thanks in advance.

Top replies

Yasuhiko Koumoto over 10 years ago +1 verified

Hi hector.bravo, it is not valid and any compiler probably cannot deal with the instruction. As Mr. daith says, STMDB/LDMDB register list requires more than one register. However, a compiler can deal with...

Parents

0 daith over 10 years ago in reply to daith

Just noticed you are talking about the M0 which has the ARMv6-M instruction set not ARMv7-M. It excludes most of the 32 bit Thumb-2 instructions including the T2 form of LDMIA.
Cancel
Vote up 0 Vote down

Cancel

Reply

0 daith over 10 years ago in reply to daith

Just noticed you are talking about the M0 which has the ARMv6-M instruction set not ARMv7-M. It excludes most of the 32 bit Thumb-2 instructions including the T2 form of LDMIA.
Cancel
Vote up 0 Vote down

Cancel

Children

No data