We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
In ACE protocol we have multimasters , interconnect and main memory but I am not getting a clear picture of what my slave should be look like.So can you please help me out with the designing of the slave part and the architecture part.