what is the overhead in clock cycles for context switching inside the non-secured (non-secured thread and non-secured thread)
what is the overhead in clock cycles for context switching from the non-secured thread to secured thread ?
Is the answer different between M33 to M23?
The Cortex-M23 TRM says: "branch And exchange Non-secure BXNS <Rm> 4"