We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Dear Forum,
How to test " Lock-Step " is working on Cortex-R5?
Please provide inputs on Testing this feature.
Thanks,
Ravinder Are
The comparison logic and error signalling mechanism is something that may be specific to each silicon partners implementation, particularly any test (or error injection) mechanisms for the comparison logic. I suggest you look at your silicon providers technical reference documentation.
regards,
Jon