We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
I stumbled upon this page which brought up some questions:
https://developer.arm.com/tools-and-software/simulation-models/cycle-models/designstart
The obsfucated RTL is synthesizable and should be cycle accurate. I don't see any technical reasons why the RTL could not be verilated and run as a simulator. I understand that you would need to add peripherals to the buses to make it useful along with some glue to handle JTAG. Am I missing something or has no one gone down that path?
On the licensing front I know I agreed to a click-thru license to download the designstart package but I can't seem to locate it. Does anyone have a link or know what the distribution restrictions of a verilated binary produced from the obsfucated RTL are?
Bonus question: Does anyone have a rough estimate of the frequency that the ARM cycle model can run at on a modern PC? 10kHz? 100kHz? 1MHz?
Thanks!