This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to stop coresight sink on CPU exception

We are collecting trace in trace buffer (ETB) , looking for the way to stop the sink to collect or stopping the source on CPU exception.

How it can be configured for the same?

Regards,

Sudipta

Parents
  • The DAP appeared here is arranged with a joined Serial Wire and JTAG outside interface, sinks fill in as endpoints to the coresight execution and APB inward troubleshoot access. Either putting away the compacted stream in a memory cradle or making an interface to the rest of the reality where information can be moved to a host unafraid of topping off the locally available coresight memory support. The Debug APB associates utilizing an APB-Interconnect to arrange the CTI and access the processor.

    UPSers

Reply
  • The DAP appeared here is arranged with a joined Serial Wire and JTAG outside interface, sinks fill in as endpoints to the coresight execution and APB inward troubleshoot access. Either putting away the compacted stream in a memory cradle or making an interface to the rest of the reality where information can be moved to a host unafraid of topping off the locally available coresight memory support. The Debug APB associates utilizing an APB-Interconnect to arrange the CTI and access the processor.

    UPSers

Children
No data