• State Accepted Answer
  • Locked Locked
  • Replies 3 replies
  • Subscribers 349 subscribers
  • Views 6392 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ARMv5 Instruction Cycle Summary?

Jorge

Hello,

Where can I find an Instruction Cycle Summary for model ARMv5 or ARMv5TE ? similar to this ARM Information Center

Regards,

Jorge

Message was edited by: Jorge

Parents
  • 0 Arm Employee Badge in reply to Jorge

    You mean ARMv5 / ARMv5TE?  If so, "ARMv5" is a version of the architecture.  The ARM Architecture is essentially a functional specification - it wouldn't define cycle timings.

    Cycle timings come from the specific implementation.  For example, ARM946E-S, is a processor that implements ARMv5TE.  The cycle timings come from the processor design (such as it's pipeline design).  If you took a different ARMv5TE processor it could have different timings.

    The document you linked to is the figures for the ARM9E-S family of processors.  I think this probably what you want.

    NOTE: The figures the doc gives are independent of the memory system.  That is, you might also need to consider things like cache mit/misses and memory timings.

Reply
  • 0 Arm Employee Badge in reply to Jorge

    You mean ARMv5 / ARMv5TE?  If so, "ARMv5" is a version of the architecture.  The ARM Architecture is essentially a functional specification - it wouldn't define cycle timings.

    Cycle timings come from the specific implementation.  For example, ARM946E-S, is a processor that implements ARMv5TE.  The cycle timings come from the processor design (such as it's pipeline design).  If you took a different ARMv5TE processor it could have different timings.

    The document you linked to is the figures for the ARM9E-S family of processors.  I think this probably what you want.

    NOTE: The figures the doc gives are independent of the memory system.  That is, you might also need to consider things like cache mit/misses and memory timings.

Children
No data