Support forums

Architectures and Processors forum Address decoding in AXI4 interconnect

State Accepted Answer
Locked Locked
Replies 1 reply
Subscribers 349 subscribers
Views 4746 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Address decoding in AXI4 interconnect

Guruprasad Hegde over 11 years ago

Hi, anybody explain how data is routed in interconnect? As stated in AXI4 spec, only start address issued from master,then how it is done in case of burst transaction? Please Explain how this is done.