• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 3 replies
  • Subscribers 350 subscribers
  • Views 14486 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

In read or write transaction in AXI.what happen if data transaction  is before address.

Rajesh Pandey

HI there,

I have question regarding transaction in AXI4 bus (or any other bus). What happens  in write any read action when data transaction (handshaking) occurs before  address  transaction (handshaking) ?

Will the data be written to the particular address?

Thanks in advance!!

Parents
  • 0 Arm Employee Badge

    Hello,

    For read transactions, AR handshaking must occur before any RDATA can be given.

    For write transactions, AXI3 and AXI4 have different requirements:

    - AXI3 write: B response can be given after the last WDATA handshaking has completed. There is no requirement between AW and B. This may occur if the AW command is delayed by register slices, and a data buffer in the system generates a B response after receiving all the WDATA items. I would not expect the data to be really written into the memory, because the write address is not transfered yet.

    - AXI4 write: B response can be given only after both AW handshaking and the last WDATA handshaking. In other words, AXI4 has an additional dependency between AW and B.

    Xingguang

Reply
  • 0 Arm Employee Badge

    Hello,

    For read transactions, AR handshaking must occur before any RDATA can be given.

    For write transactions, AXI3 and AXI4 have different requirements:

    - AXI3 write: B response can be given after the last WDATA handshaking has completed. There is no requirement between AW and B. This may occur if the AW command is delayed by register slices, and a data buffer in the system generates a B response after receiving all the WDATA items. I would not expect the data to be really written into the memory, because the write address is not transfered yet.

    - AXI4 write: B response can be given only after both AW handshaking and the last WDATA handshaking. In other words, AXI4 has an additional dependency between AW and B.

    Xingguang

Children