• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 2 replies
  • Subscribers 350 subscribers
  • Views 3708 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Experimentation of Dual Issue

techguyz

Hi all,

Can somebody specify asm code to experiment the dual issue of instructions and how the processor executes parallely ?

Also i tried like performing LDM instruction followed by LSL instruction.

Parents
  • 0 Arm Employee Badge

    I am not sure what exactly you are looking for in the way of code sequences.

    In terms of whether a given two instructions will dual issue depends on a number of things:

    • The specific processor(s) you are working with
    • The other instructions around the pair
    • Whether there register dependencies
Reply
  • 0 Arm Employee Badge

    I am not sure what exactly you are looking for in the way of code sequences.

    In terms of whether a given two instructions will dual issue depends on a number of things:

    • The specific processor(s) you are working with
    • The other instructions around the pair
    • Whether there register dependencies
Children
  • +1 in reply to Martin Weidmann

    I presume you mean dual issue in-order like an A7 rather than being able to issue two instructions at a time out of order.

    I'm fairly sure no dual issue processor will bother trying to do a load or store multiple in parallel with anything else. Too big a job checking for dependencies for too little relative gain.