This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What's the Cortex-A12 Main Bus Interface?

Does Cortex-A12 not supprt AMBA4 ACE protocol?

The figure and description of the Cortex-A12 product page(http://www.arm.com/products/processors/cortex-a/cortex-a12-processor.php) shows as if it only supports "AMBA4 AXI Bus" is available bus interface.

Parents
  • (1) Is that not correct?

    It's not correct - Cortex-A17 provides the cache coherent equivalent of Cortex-A12 (and significantly higher performance). The latest version of this data can be found on the products page:

    http://www.arm.com/products/processors/cortex-a/cortex-a12-processor.php

    ... which lists the main port as AXI4 only.

    (2) Did the core has any problem that could not be fixed if users would like to use AMBA ACE protocol to implement cache coherent operation?

    It doesn't support it, so you can't support cache coherent operation.

    (3) If the core doesn't support ACE protocol, is it meaningless to use cache coherent controller(ex, CCI400) for cache coherent feature?

    Unless you have other masters in the system which need it, yes, you won't get any added benefit from a cache coherent bus vs a non-coherent bus.

    HTH,
    Pete

Reply
  • (1) Is that not correct?

    It's not correct - Cortex-A17 provides the cache coherent equivalent of Cortex-A12 (and significantly higher performance). The latest version of this data can be found on the products page:

    http://www.arm.com/products/processors/cortex-a/cortex-a12-processor.php

    ... which lists the main port as AXI4 only.

    (2) Did the core has any problem that could not be fixed if users would like to use AMBA ACE protocol to implement cache coherent operation?

    It doesn't support it, so you can't support cache coherent operation.

    (3) If the core doesn't support ACE protocol, is it meaningless to use cache coherent controller(ex, CCI400) for cache coherent feature?

    Unless you have other masters in the system which need it, yes, you won't get any added benefit from a cache coherent bus vs a non-coherent bus.

    HTH,
    Pete

Children