This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

cortex-m3 pipeline stages, branch prediction

Hello,

Doing some research for master thesis, I've read several documents about ARMv7-M / Cortex-M3 includung reference manuals and books such as Joseph Yiu's "Definitive Guide to Cortex-M3" and Trevor Martin's "Designer's Guide ti Cortex-M Processor Family".

In all that literature I could often read the terms 3-stage pipeline and branch prediction / branch target forwarding / speculative branch target fetch, but the documents don't give further information.

I'm interested in the functional principle of the branch related unit(s) and the structure of the particular pipeline stages. Is there any information accessible regarding those architectural components?

Thanks in advance.

Parents
  • Hello Joseph,

    thank you for your quick reply, I really appreciate your help.

    I understand, that such information is protected, no problem.

    Either way, your explanations regarding branching clarified the things I obviously didn't get , respectively got wrong.

    Furthermore your posted links provide quite useful information. I think I'll read more than just the mentioned chapters about Cortex-R5, too.

    Thanks again.

    Regards,

    Alex

Reply
  • Hello Joseph,

    thank you for your quick reply, I really appreciate your help.

    I understand, that such information is protected, no problem.

    Either way, your explanations regarding branching clarified the things I obviously didn't get , respectively got wrong.

    Furthermore your posted links provide quite useful information. I think I'll read more than just the mentioned chapters about Cortex-R5, too.

    Thanks again.

    Regards,

    Alex

Children
No data