• State Not Answered
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 3 replies
  • Subscribers 353 subscribers
  • Views 5150 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Does TLB save level-1 page directory entries?

Dong Luo
Note: This was originally posted on 18th March 2009 at http://forums.arm.com

Hi All,
In ARM1176, does TLB save level-1 page directory entries? I know that section's descriptor is saved in level-1 page table and TLB saves section's descriptor. Besides section's descriptor, there are page directory entries in level-1 page table, which is used to point to level-2 page tables. So, my question is: does TLB save level-1 page directory entries? Can anybody clarify the question for me? Thanks in advance.
Parents
  • 0
    Note: This was originally posted on 6th June 2009 at http://forums.arm.com

    If you want to make it faster to do sequential L2 page lookups based on an L1 parent page entry the usual recommended solution is to enable outer cacheability for the pagetable walks. If you have a L2 cache configured as an outer cache then that can store data corresponding to the L1 and L2 pagetable memory - which can make pagetable walks significantly faster.

    ARMv6 doesn't allow pagetable walks to be cached in the L1 caches - but ARMv7 does, although microarchitecturally not all processors support it.
Reply
  • 0
    Note: This was originally posted on 6th June 2009 at http://forums.arm.com

    If you want to make it faster to do sequential L2 page lookups based on an L1 parent page entry the usual recommended solution is to enable outer cacheability for the pagetable walks. If you have a L2 cache configured as an outer cache then that can store data corresponding to the L1 and L2 pagetable memory - which can make pagetable walks significantly faster.

    ARMv6 doesn't allow pagetable walks to be cached in the L1 caches - but ARMv7 does, although microarchitecturally not all processors support it.
Children
No data